130 nm Low Power CMOS Analog Multiplier
نویسندگان
چکیده
منابع مشابه
A low power Ku phase locked oscillator in low cost 130 nm CMOS technology
This paper reports on a Ku low-power integer-N phase locked oscillator designed to investigate the potentialities of a low-cost 130 nm CMOS technology for video broadcasting and radiometry applications. The design and the characterization of the prototype are described and the main performances are reported and compared to literature. The PLO generates an output tone in the 14.2GHz to 15.1GHz f...
متن کاملLow-noise Design Issues for Analog Front-end Electronics in 130 nm and 90 nm CMOS Technologies
Deep sub-micron CMOS technologies provide wellestablished solutions to the implementation of low-noise front-end electronics in various detector applications. The IC designers’ effort is presently shifting to 130 nm CMOS technologies, or even to the next technology node, to implement readout integrated circuits for silicon strip and pixel detectors, in view of future HEP applications. In this w...
متن کاملLow Power Analog Multiplier Using Mifgmos
A novel 4-quadrant analog multiplier using Floating Gate MOS (FGMOS) transistors operating in saturation region are implemented. Floating gate MOSFETs are being utilized in a number of new and existing analog applications. These devices are not only useful for designing memory elements but also we can implement circuit elements. The main advantage in FGMOS is that the drain current is proportio...
متن کامل130 nm CMOS Mixer and VCO for 2.4 GHz Low-power Wireless Personal Area Networks
This paper describes a 2.4 GHz passive switch mixer and a 5/2.5 GHz voltage-controlled negative Gm oscillator (VCO) with an inversion-mode MOS varactor. Both circuits are implemented using a 1P8M 0.13 μm process. The switch mixer has an input referred 1 dB compression point of −3.89 dBm and a conversion gain of −0.96 dB when the local oscillator power is +2.5 dBm. The VCO consumes only 1.75 mW,...
متن کاملStraightforward Methodology for Ultra Low Power Design of a RF LNA in 130 nm CMOS technology
This paper describes a straightforward methodology for ultra low power design of a radiofrequency building block in CMOS technology. This design methodology is based on two parameters: First, the inversion coefficient of the transistor and the extracted equations from the radiofrequency circuits. Second, an optimum tradeoff between the performance key parameters such power consumption, gain, no...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Physics: Conference Series
سال: 2018
ISSN: 1742-6588,1742-6596
DOI: 10.1088/1742-6596/1049/1/012071